3.3 Nodal Analysis with Voltage Sources
β Back to Fundamentals of Electric Circuits Overview
3.3 Nodal Analysis with Voltage Sources
We now consider ho w voltage sources af fect nodal analysis. W e use the circuit in Fig. 3.7 for illustration. Consider the following two possibilities.
β CASE 1 If a voltage source is connected between the reference node and a nonreference node, we simply set the voltage at the non reference node equal to the voltage of the voltage source. In Fig. 3.7, for example,
Thus, our analysis is somewhat simplified by this knowledge of the voltage at this node.
β CASE 2 If the voltage source (dependent or independent) is con nected between two nonreference nodes, the two nonreference nodes
form a generalized node or supernode; we apply both KCL and KVL to determine the node voltages.
A supernode is formed by enclosing a (dependent or independent) voltage source connected between two nonreference nodes and any elements connected in parallel with it.
In Fig. 3.7, nodes 2 and 3 form a supernode. (W e could have more than two nodes forming a single supernode. F or example, see the circuit in Fig. 3.14.) We analyze a circuit with supernodes using the same three steps mentioned in the pre vious section e xcept that the supernodes are treated dif ferently. Why? Because an essential component of nodal analysis is applying KCL, which requires kno wing the current through each element. There is no way of knowing the current through a voltage source in advance. However, KCL must be satisfied at a supernode like any other node. Hence, at the super node in Fig. 3.7,
or
(3.11b)
To apply Kirchhoffβs voltage law to the supernode in Fig. 3.7, we redraw the circuit as shown in Fig. 3.8. Going around the loop in the clockwise direction gives
- From Eqs. (3.10), (3.11b), and (3.12), we obtain the node voltages. Note the following properties of a supernode:
-
- The v oltage source inside the supernode pro vides a constraint equation needed to solve for the node voltages.
-
- A supernode has no voltage of its own.
-
- A supernode requires the application of both KCL and KVL.
-
Figure 3.8 Applying KVL to a supernode.
A supernode may be regarded as a closed surface enclosing the voltage source and its two nodes.
For Example 3.3.
For the circuit shown in Fig. 3.9, find the node voltages.
Solution:
The supernode contains the 2-V source, nodes 1 and 2, and the 10- Ξ© resistor. Applying KCL to the supernode as shown in Fig. 3.10(a) gives
Expressing i1 and i2 in terms of the node voltages
or
To get the relationship between v1 and v2, we apply KVL to the circuit in Fig. 3.10(b). Going around the loop, we obtain
βv1 β 2 + v2 = 0 β v2 = v1 + 2 (3.3.2)
From Eqs. (3.3.1) and (3.3.2), we write
or
and v2 = v1 + 2 = β5.333 V. Note that the 10-Ξ© resistor does not make any difference because it is connected across the supernode.
Applying: (a) KCL to the supernode, (b) KVL to the loop.
Find the node voltages in the circuit of Fig. 3.12. Example 3.4
Figure 3.12 For Example 3.4. 20 V 2 Ξ© 4 Ξ© 6 Ξ© 3 Ξ© 1 Ξ© vx 3vx + β + β 10 A 1 4 2 3 + β
Solution:
Nodes 1 and 2 form a supernode; so do nodes 3 and 4. We apply KCL to the two supernodes as in Fig. 3.13(a). At supernode 1-2,
Expressing this in terms of the node voltages,
______ v3 β v2 6 + 10 = ______ v1 β v4 3 + __ v1 2
or
At supernode 3-4,
or
Figure 3.13 Applying: (a) KCL to the two supernodes, (b) KVL to the loops.
We now apply KVL to the branches involving the voltage sources as shown in Fig. 3.13(b). For loop 1,
For loop 2,
But vx = v1 β v4 so that
For loop 3,
But 6i3 = v3 β v2 and vx = v1 β v4. Hence,
We need four node v oltages, v1, v2, v3, and v4, and it requires only four out of the five Eqs. (3.4.1) to (3.4.5) to find them. Although the fifth equation is redundant, it can be used to check results. We can solve Eqs. (3.4.1) to (3.4.4) directly using MATLAB. We can eliminate one node voltage so that we solv e three simultaneous equations instead of four . From Eq. (3.4.3), v2 = v1 β 20. Substituting this into Eqs. (3.4.1) and (3.4.2), respectively, gives
and
Equations (3.4.4), (3.4.6), and (3.4.7) can be cast in matrix form as
3 6 6 β1 β1 β5 β2 β2 β16 ] [ v1 v3 v4 ] = [ 0 80 40]
Using Cramerβs rule gives
Thus, we arrive at the node voltages as
[
and v2 = v1 β 20 = 6.667 V. We have not used Eq. (3.4.5); it can be used to cross-check results.
Find v1, v2, and v3 in the circuit of Fig. 3.14 using nodal analysis. Practice Problem 3.4
Answer: v1 = 7.608 V, v2 = β17.39 V, v3 = 1.6305 V.
3.4 Mesh Analysis
Mesh analysis provides another general procedure for analyzing circuits, using mesh currents as the circuit variables. Using mesh currents instead of element currents as circuit variables is convenient and reduces the number of equations that must be solved simultaneously. Recall that a loop is a closed path with no node passed more than once. A mesh is a loop that does not contain any other loop within it.
Nodal analysis applies KCL to find unknown voltages in a gi ven circuit, while mesh analysis applies KVL to find unknown currents. Mesh analysis is not quite as general as nodal analysis because it is only applicable to a circuit that is planar. A planar circuit is one that can be drawn in a plane with no branches crossing one another; otherwise it is nonplanar. A circuit may have crossing branches and still be planar if it can be redra wn such that it has no crossing branches. F or example, the circuit in Fig. 3.15(a) has tw o crossing branches, b ut it can be redrawn as in Fig. 3.15(b). Hence, the circuit in Fig. 3.15(a) is planar. However, the circuit in Fig. 3.16 is nonplanar , because there is no w ay to redra w it and a void the branches crossing. Nonplanar circuits can be handled using nodal analysis, but they will not be considered in this text.
Figure 3.14 For Practice Prob. 3.4.
Mesh analysis is also known as loop analysis or the mesh-current method.
Figure 3.15
(a) A planar circuit with crossing branches, (b) the same circuit redrawn with no crossing branches.
To understand mesh analysis, we should first explain more about what we mean by a mesh.
A mesh is a loop that does not contain any other loops within it.
Figure 3.17 A circuit with two meshes.
In Fig. 3.17, for example, paths abefa and bcdeb are meshes, but path abcdefa is not a mesh. The current through a mesh is known as mesh current. In mesh analysis, we are interested in applying KVL to find the mesh currents in a given circuit.
In this section, we will apply mesh analysis to planar circuits that do not contain current sources. In the next section, we will consider circuits with current sources. In the mesh analysis of a circuit with n meshes, we take the following three steps.
Steps to Determine Mesh Currents:
-
- Assign mesh currents i1, i2, β¦ , in to the n meshes.
-
- Apply KVL to each of the n meshes. Use Ohmβs law to express the voltages in terms of the mesh currents.
-
- Solve the resulting n simultaneous equations to get the mesh currents.
To illustrate the steps, consider the circuit in Fig. 3.17. The first step requires that mesh currents i1 and i2 are assigned to meshes 1 and 2. Although a mesh current may be assigned to each mesh in an arbi trary direction, it is conventional to assume that each mesh current flows clockwise.
As the second step, we apply KVL to each mesh. Applying KVL to mesh 1, we obtain
or
βR3 i1 + (R2 + R3) i2 = βV2 (3.14)
For mesh 2, applying KVL gives
or
The shortcut way will not apply if one mesh current is assumed clockwise and the other assumed counterclockwise, although this is permissible. Note in Eq. (3.13) that the coefficient of i1 is the sum of the resistances in the first mesh, while the coefficient of i2 is the negative of the resistance common to meshes 1 and 2. Now observe that the same is true in Eq. (3.14). This can serve as a shortcut way of writing the mesh equa tions. We will exploit this idea in Section 3.6.
Although path abcdefa is a loop and not a mesh, KVL still holds. This is the reason for loosely using the terms loop analysis and mesh analysis to mean the same thing.
The direction of the mesh current is arbitraryβ(clockwise or counterclockwise)βand does not affect the validity of the solution.
The third step is to solve for the mesh currents. Putting Eqs. (3.13) and (3.14) in matrix form yields
(3.15)
which can be solved to obtain the mesh currents i1 and i2. We are at liberty to use any technique for solving the simultaneous equations. According to Eq. (2.12), if a circuit has n nodes, b branches, and l independent loops or meshes, then l = b β n + 1. Hence, l independent simultaneous equations are required to solve the circuit using mesh analysis.
Notice that the branch currents are different from the mesh currents unless the mesh is isolated. To distinguish between the two types of currents, we use i for a mesh current and I for a branch current. The current elements I1, I2, and I3 are algebraic sums of the mesh currents. It is e vident from Fig. 3.17 that
(3.16)
For the circuit in Fig. 3.18, find the branch currents I1, I2, and I3 using mesh analysis.
Solution:
We first obtain the mesh currents using KVL. For mesh 1,
or
For mesh 2,
or
β METHOD 1 Using the substitution method, we substitute Eq. (3.5.2) into Eq. (3.5.1), and write
From Eq. (3.5.2), i1 = 2i2 β 1 = 2 β 1 = 1 A. Thus,
A, A,
β METHOD 2 To use Cramerβs rule, we cast Eqs. (3.5.1) and (3.5.2) in matrix form as
[ 3 β1 β2 2 ] [i1 i2 ] = [ 1 1]
For Example 3.5.
We obtain the determinants
Thus,
as before.
Practice Problem 3.5
Calculate the mesh currents i1 and i2 of the circuit of Fig. 3.19.
Answer: i1 = 4.6 A, i2 = 200 mA.
Figure 3.19 For Practice Prob. 3.5.
Example 3.6 Use mesh analysis to find the current Io in the circuit of Fig. 3.20.
Solution:
We apply KVL to the three meshes in turn. For mesh 1,
For mesh 2,
24i2 + 4 (i2 β i3) + 10 (i2 β i1) = 0
For mesh 3,
Figure 3.20 For Example 3.6.
But at node A, Io = i1 β i2, so that
or
In matrix form, Eqs. (3.6.1) to (3.6.3) become
We obtain the determinants as
β2
We calculate the mesh currents using Cramerβs rule as
β5
β β
0
Thus, Io = i1 β i2 = 1.5 A.
Practice Problem 3.6
Figure 3.21 For Practice Prob. 3.6.
Figure 3.22 A circuit with a current source.
Using mesh analysis, find Io in the circuit of Fig. 3.21.
Answer: β4 A.